0 { < (t$qN| x G >F >F >F ?? Top Bottom Pads Vias Unrouted Dimension tPlace bPlace tOrigins bOrigins tNames bNames tValues bValues tStop bStop tCream bCream !" tFinish "! bFinish #$ tGlue $# bGlue %& tTest &% bTest '( tKeepout (' bKeepout )*
tRestrict *)
bRestrict ++
vRestrict ,, Drills -- Holes .. Milling // Measures 00 Document 11 Reference 34 tDocu 43 bDocu [[ Nets \\ Busses ]] Pins ^^ Symbols __ Names `` Values aa Info bb Guide ,
J pinhead K \ pbf
1X08 * 1 * 2 * ,k 3 * d 4 * 1 5 * Ԕ 6 * 7 1&ppG ( >NAME " > 1 1 " 1 ) " ) ) 2 " ) 2 d " 8c | 1 " | 1 1 " 1 p " p p 2 " p 2 d " d| d " | d8c 2 " > 1 p " p 2> d " d> d & 3 & 3 " 1 21 " 21 " 2 " 22d " 1 " 1 jJ 1 " jJ 1 8c " 8c 8c 2 " 8c 2jJ d " jJ d d " d 2 " 9 ^R1 " ^R1 1 " 1 Ȝ " Ȝ Ȝ2 " Ȝ2d " d^Rd " ^Rd92 " 1 Ȝ " Ȝ2d " 2dd & 3' ; & 3xP & 3@au " 1 1 " 1 X " X X2 " X2d " X &1 " &1 1 " 1 9 " 9 92 " 92 d " d&d " &dX2 " s s2 " 1 s " s2d " dd & 3 & 3К * D[ 8 " vB 1 t 1 " t 1 " 2 " 2t d " vB 1 ) " ) 2vB d " t dvB d & 3XQ 0e 1 s >VALUE bf
1X16 * 1 * { 2 * L 3 * A 4 * 5 * 6 * ,k 7 * d 8 * 1 9 * Ԕ 10 1FpG ( >NAME * 11 * D[ 12 * | 13 * ! 14 * 15 " PS l 1 " l 1 1 " 1 " 2 " 2 d " d l d " l dPS 2 & 3 { ؎ " 1 J 1 " J 1 " 2 " 2J d " 1 " 1 : 1 " : 1 PS " PS PS 2 " PS 2: d " : d d " d 2 " ) vB 1 " vB 1 t 1 " t 1 " 2 " 2t d " t dvB d " vB d) 2 " 1 " 2 d " J d d & 3 + & 3 h & 3XQ 0e " | 1 1 " 1 p " p p 2 " p 2 d " p > 1 " > 1 1 " 1 ) " ) ) 2 " ) 2 d " d> d " > dp 2 " 1 " 1 jJ 1 " jJ 1 8c " 8c 8c 2 " 8c 2jJ d " jJ d d " d 2 " | 1 8c " 8c 2| d " d| d & 3 & 3 & 3' ; " ^R1 1 " 1 Ȝ " Ȝ Ȝ2 " Ȝ2d " Ȝ 1 " 1 21 " 21 " 2 " 22d " 2dd " dȜ2 " X &1 " &1 1 " 1 9 " 9 92 " 92 d " d&d " &dX2 " ^R1 9 " 92^Rd " d^Rd & 3xP & 3@au & 3 " (1 RZ1 " RZ1 s " s s2 " s2RZd " s 1 " 1 1 " 1 X " X X2 " X2d " dd " d s2 " ~1 " ~1 1 " 1 " 2 " 2d " d~d " ~d2 " (1 " 2(d " RZd(d & 3К & 37pK & 3`8 " 1 01 " 01 xI " xI xI2 " xI20d " xI Fb1 " Fb1 1 " 1 " 2 " 2d " dFbd " FbdxI2 " @ @2 " 1 @ " @2d " 0dd & 3(q & 3
! * $ 16 " V 1 " V 1 1 " 1 " 2 " 2 d " dV d " V d 2 & 38 1@ >VALUE rcl
vw bf
C1825 1Ԕ >NAME 19 >VALUE" 'ދ "t " '"t wދw " 'ދwދ " 3v 9 " 3t: " '"t "t w + Գ %Є 1 + ,L %Є 2 & 3} & 38 }] & #X X supply1 " " " " . ! /C1 . ! /C2 . H ! /C3 . ) /JP2 . 0 /JP1 %" N$1 > > " t " t ! t " N$2 > > " ĭ T "ĭ ! ĭ Sn" N$3 > > " e D[ e "< D[ "< D[ e D[ eD" N$4 > > " m t; $ "t; $ t; |" N$5 > > " " ! , GND > > > > >
> ! , 8
"d # " # # d " # ddd "ddd ! N$7 > > > " u < "| ) | PS " | PS PS " PS | " | u | " u | u N$9 > > " p | D[ | " D[ | D[ " p Ԕ p | " p Ԕ Ԕ " Ԕ ) T" N$10 > > " p " p \K p "\K p \K ) !" N$6 > > "$ ) $ |!" N$8 > > " ) !*" N$11 > >
"! ) ! 6 PIN HEADER PIN HEADER CAPACITOR V default EAGLE Design Rules
Die Standard-Design-Rules sind so gewählt, dass sie für
die meisten Anwendungen passen. Sollte ihre Platine
besondere Anforderungen haben, treffen Sie die erforderlichen
Einstellungen hier und speichern die Design Rules unter
einem neuen Namen ab.
EAGLE Design Rules
The default Design Rules have been set to cover
a wide range of applications. Your particular design
may have different requirements, so please make the
necessary adjustments and save your customized
design rules under a new name.
(1*16) xV4 ' < ? ? ? ? ? ? ? ? ? ? 8c 2
dd^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ : lZ% < default !Ce ͫm% 5 !Ce ͫl % 5 !Ce ͫ q % 5 !Ce ͫ% 5 !Ce ͫ?% 5 !Ce ͫ0|\% 5 !Ce ͫqR% 5 !Ce ͫR #
@
1
' '
d d 0 \# 8d9
@
1
' '
d d 0 ̽# e9
@
1
' '
d d 0 _# w @
1 c
' d d 0 N# w @
1 c
' d d 0 \G#
@
1 c
' d d 0 G# @
1 c
' d d 0 [虙